Self-Timed FPGA Systems
نویسنده
چکیده
Recently, there has been a renewal of interest in self-timed systems, due to their modularity, robustness, low-power consumption and average-case performance. Additionally, this paper argues that there are speciic beneets to adopting self-timed design for FPGAs. The mapping problems of placement, routing and partitioning are simpliied by not having a global clock constraint to meet, so more mappings are available for mapping algorithms to choose from. Hence, there is greater potential for algorithms to improve utilisation and performance of a design, or instead, to increase design turnaround by taking less time to produce a mapping. Furthermore, the ability to perform mappings quickly enables new FPGA applications where the mapping to the FPGA is done on-they. Currently available FPGAs provide no support for self-timed design. The latter half of the paper describes the STACC architecture, an FPGA architecture targeted at the implementation of self-timed bundled-data systems.
منابع مشابه
A Comparison of Self-Timed Design Using FPGA, CMOS, and GaAs Technologies
Asynchronous or self-timed systems that do not rely on a global clock to keep system components synchronized can offer significant advantages over traditional clocked circuits in a variety of applications. One advantage is that because of the separation of timing from functionality in these systems, the same circuit may be implemented in a variety of technologies without modification to the cir...
متن کاملHazard-Free Implementation of the Self-Timed Cell Set in a Xilinx FPGA
When designing asynchronous systems, the problems of hazards becomes an important issue. This paper deals with the hazard-free implementation of asynchronous logic in a look-up table based FPGA. First, the definitions of hazards and techniques to deal with them in gate-level asynchronous circuits are surveyed. Then the look-up table (LUT) model and its associated timing properties are presented...
متن کاملAn FPGA Prototype for a Multiplierless FIR Filter Built Using the Logarithmic Number System
Self-Timed FPGA Systems p. 21 XC6200 Fastmap Processor Interface p. 36 The Teramac Configurable Computer Engine p. 44 Telecommunication-Oriented FPGA and Dedicated CAD System p. 54 A Configurable Logic Processor for Machine Vision p. 68 Extending DSP-Boards with FPGA-Based Structures of Interconnection p. 78 High-Speed Region Detection and Labeling Using an FPGA Based Custom Computing Platform ...
متن کاملSystematic Exploration of Trade-Offs between Application Throughput and Hardware Resource Requirements in DSP Systems
Title of dissertation: SYSTEMATIC EXPLORATION OF TRADE-OFFS BETWEEN APPLICATION THROUGHPUT AND HARDWARE RESOURCE REQUIREMENTS IN DSP SYSTEMS Hojin Kee, Doctor of Philosophy, 2010 Dissertation directed by: Shuvra S. Bhattacharyya, Professor Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies Dataflow has been used extensively as an efficient model-of-co...
متن کاملWindchime: An FPGA-Based Self-Timed Parallel Processor
Self-timed circuits and scalable parallel computers seem to be a natural match, but one that has not been exploited by traditional system designers. One reason for the lack of experimentation with self-timed systems such as these is the lack of commercially available parts to support this style of design. Field programmable gate arrays (FPGAs) offer an excellent alternative for rapid developmen...
متن کامل